

# Is Now Part of



To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor and sale liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable atto



Data Sheet October 2013

# N-Channel UltraFET Power MOSFET 55 V, 75 A, 12 $m\Omega$

These N-Channel power MOSFETs are manufactured using the innovative UltraFET process. This advanced process technology achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA75339.


# Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF75339P3	TO-220AB	75339P

#### Features


- 75A, 55V
- · Simulation Models
  - Temperature Compensated PSPICE® and SABER™ Models
  - SPICE and SABER Thermal Impedance Models Available on the WEB at: www.fairchildsemi.com
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
  - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

# Symbol



# Packaging

JEDEC TO-220AB



Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html
For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

# HUF75339P3

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	55	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) $V_{DGR}$	55	V
Gate to Source Voltage	<del>±</del> 20	V
Drain Current		
Continuous (Figure 2)I <sub>D</sub>	75	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating EAS	Figures 6, 14, 15	
Power Dissipation	200	W
Derate Above 25°C	1.35	W/°C
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°C
Package Body for 10s, See Techbrief 334 T <sub>pkg</sub>	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

# **Electrical Specifications** T<sub>C</sub> = 25°C, Unless Otherwise Specified

	PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
OFF	STATE SPECIFICATIONS					'		
Drair	to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250μA, V <sub>GS</sub> =	0V (Figure 11)	55	-	-	V
Zero	Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 50V, V <sub>GS</sub> =	0V	-	-	1	μΑ
			V <sub>DS</sub> = 45V, V <sub>GS</sub> =	$0V, T_C = 150^{\circ}C$	-	-	250	μΑ
Gate	to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
ON S	TATE SPECIFICATIONS							
Gate	to Source Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 2$	50μA (Figure 10)	2	-	4	V
Drair	to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 75A, V <sub>GS</sub> = 10	OV (Figure 9)	-	0.010	0.012	Ω
THE	RMAL SPECIFICATIONS							
Ther	mal Resistance Junction to Case	R <sub>OJC</sub>	(Figure 3)		-	-	0.74	°C/W
Ther	mal Resistance Junction to Ambient	R <sub>OJA</sub>	TO-220		/ -	-	62	°C/W
SWIT	CHING SPECIFICATIONS (V <sub>GS</sub> = 10	V)						
	CHING SPECIFICATIONS (V <sub>GS</sub> = 10 <sup>o</sup> On Time	V) t <sub>ON</sub>	V <sub>DD</sub> = 30V, I <sub>D</sub> ≅75	5A,	-	-	110	ns
Turn		t <sub>ON</sub>	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	5A, 10V,		- 15	110	ns ns
Turn	On Time On Delay Time		$V_{DD} = 30V, I_{D} \cong 75$ $R_{L} = 0.4\Omega, V_{GS} = 75$ $R_{GS} = 5.1\Omega$	5A, 10V,	-			
Turn- Turn- Rise	On Time On Delay Time	t <sub>ON</sub>	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	5A, 10V,		15	-	ns
Turn- Turn- Rise Turn-	On Time On Delay Time Time Off Delay Time	t <sub>ON</sub> t <sub>d(ON)</sub> t <sub>r</sub>	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	5A, 10V,		15 60	-	ns ns
Turn- Turn- Rise Turn- Fall 1	On Time On Delay Time Time Off Delay Time	$t_{ON}$ $t_{d(ON)}$ $t_{r}$ $t_{d(OFF)}$	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	5A, 10V,	-	15 60 20	-	ns ns ns
Turn- Turn- Rise Turn- Fall 1	On Time On Delay Time Time Off Delay Time Time	t <sub>ON</sub> t <sub>d(ON)</sub> t <sub>r</sub> t <sub>d(OFF)</sub> t <sub>f</sub>	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	5A, 10V,	-	15 60 20 25		ns ns ns
Turn- Turn- Rise Turn- Fall 1 Turn- GAT	On Time On Delay Time Time Off Delay Time Time Off Time	t <sub>ON</sub> t <sub>d(ON)</sub> t <sub>r</sub> t <sub>d(OFF)</sub> t <sub>f</sub>	$R_L = 0.4\Omega, V_{GS} = 0.4\Omega$	10V, V <sub>DD</sub> = 30V,	-	15 60 20 25		ns ns ns
Turn- Rise Turn- Fall 1 Turn- GAT	On Time On Delay Time Time Off Delay Time Fime Off Time CHARGE SPECIFICATIONS	ton td(ON) tr td(OFF) tf tOFF	$R_{L} = 0.4\Omega, V_{GS} = 0.4\Omega$ $R_{GS} = 5.1\Omega$	10V, V <sub>DD</sub> = 30V, I <sub>D</sub> ≅75A,	-	15 60 20 25	- - - 70	ns ns ns ns
Turn- Rise Turn- Fall 1 Turn- GAT Total Gate	On Time On Delay Time Time Off Delay Time Time Off Time E CHARGE SPECIFICATIONS Gate Charge	ton td(ON) tr td(OFF) tf tOFF	$R_{L} = 0.4\Omega, V_{GS} = 0.4\Omega$ $R_{GS} = 5.1\Omega$ $V_{GS} = 0V \text{ to } 20V$	10V, V <sub>DD</sub> = 30V,		15 60 20 25 -	- - - 70	ns ns ns ns ns
Turn-Rise Turn-Fall Turn-GAT Total Gate Three	On Time On Delay Time Time Off Delay Time Fime Off Time E CHARGE SPECIFICATIONS Gate Charge Charge at 10V	ton td(ON) tr td(OFF) tf tOFF  Qg(TOT) Qg(10)	$R_{L} = 0.4\Omega, V_{GS} = 0.4\Omega$ $R_{GS} = 5.1\Omega$ $V_{GS} = 0.00$ $V_{GS} = 0.00$ $V_{GS} = 0.00$	10V, $V_{DD} = 30V,$ $I_{D} \approx 75A,$ $R_{L} = 0.4\Omega$		15 60 20 25 -	- - - 70	ns ns ns ns ns nc nc


 $\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{C} = 25^{0}\text{C, Unless Otherwise Specified}$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
CAPACITANCE SPECIFICATIONS						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V,	-	2000	-	pF
Output Capacitance	C <sub>OSS</sub>	f = 1MHz (Figure 12)	-	700	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	,	-	160	-	pF

# **Source to Drain Diode Specifications**

	PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Sourc	e to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 75A	-	-	1.25	V
Reve	rse Recovery Time	t <sub>rr</sub>	$I_{SD} = 75A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	85	ns
Reve	rse Recovered Charge	Q <sub>RR</sub>	I <sub>SD</sub> = 75A, dI <sub>SD</sub> /dt = 100A/μs	-	-	160	nC

# Typical Performance Curves






FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

# Typical Performance Curves (Continued)




FIGURE 4. PEAK CURRENT CAPABILITY




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA





FIGURE 7. SATURATION CHARACTERISTICS



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. TRANSFER CHARACTERISTICS

©2001 Fairchild Semiconductor Corporation

# Typical Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

©2001 Fairchild Semiconductor Corporation

# Test Circuits and Waveforms




FIGURE 18. SWITCHING TIME TEST CIRCUIT

FIGURE 19. RESISTIVE SWITCHING WAVEFORMS

### **PSPICE Electrical Model**


.SUBCKT HUF75339 2 1 3 : rev 23 February 1999 CA 12 8 2 80e-9 CB 15 14 2.80e-9 **LDRAIN** CIN 6 8 1.77e-9 **DPLCAP** DRAIN **-o** 2 10 **RLDRAIN** DBODY 7 5 DBODYMOD S RSLC1 DBREAK 5 11 DBREAKMOD DBREAK V 51 DPLCAP 10 5 DPLCAPMOD RSLC2 ≥ **ESLC** 11 EBREAK 11 7 17 18 59.2 50 EDS 14 8 5 8 1 **T** DBODY EGS 13 8 6 8 1 **≷RDRAIN** <u>6</u> 8 **EBREAK ESG** ESG 6 10 6 8 1 **EVTHRES** EVTHRES 6 21 19 8 1 16 21 EVTEMP 20 6 18 22 1 **MWEAK EVTEMP LGATE** 8 **RGATE GATE** i<del><</del> ₁MMED IT 8 17 1 20 -MSTRO **RLGATE** LDRAIN 2 5 1.0e-9 **LSOURCE** LGATE 1 9 2.0e-9 CIN SOURCE 8 LSOURCE 3 74.7e-10 K1 LSOURCE LGATE 0.0302 RSOURCE RLSOURCE MMED 16 6 8 8 MMEDMOD S1A MSTRO 16 6 8 8 MSTROMOD **RBREAK** 12 J 13 15 14 13 MWEAK 16 21 8 8 MWEAKMOD 17 18 8 RBREAK 17 18 RBREAKMOD 1 S1B **RVTEMP** S2B RDRAIN 50 16 RDRAINMOD 1.95e-3 13 CB 19 RGATE 9 20 0.34 CA ΙT 14 RLDRAIN 2 5 10 VRAT **RLGATE 1 9 20 EGS EDS** RLSOURCE 3 7 4.7 RSLC1 5 51 RSLCMOD 1.0e-6 8 RSLC2 5 50 1e3 **RVTHRES** RSOURCE 8 7 RSOURCEMOD 6.0e-3 RVTHRES 22 8 RVTHRESMOD 1 **RVTEMP 18 19 RVTEMPMOD 1** S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*230),4))} .MODEL DBODYMOD D (IS = 3.5e-12 RS = 3.02e-3 N = 1.02 XTI = 5.5 TRS1 = 3.0e-3 TRS2 = 4.0e-6 CJO = 2.9e-9 TT = 4.35e-8 M = 0.5) .MODEL DBREAKMOD D (RS = 8.5e-2 TRS1 = 8.0e- 4TRS2 = 1.0e-7) .MODEL DPLCAPMOD D (CJO = 2.25e- 9IS = 1e-30 M = 0.8) .MODEL MMEDMOD NMOS (VTO = 3.1 KP = 1.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG=0.34) .MODEL MSTROMOD NMOS (VTO = 3.73 KP = 86.5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD NMOS (VTO = 2.7 KP = 0.01 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG=3.4) .MODEL RBREAKMOD RES (TC1 = 1.08e- 3TC2 = -2.5e-7) .MODEL RDRAINMOD RES (TC1 = 2.05e-2 TC2 = 1.6e-5) .MODEL RSLCMOD RES (TC1 = 6.0e-3 TC2 = -2.8e-6) .MODEL RSOURCEMOD RES (TC1 = 5.5e-4 TC2 = 1.75e-5) .MODEL RVTHRESMOD RES (TC1 = -3.65e-3 TC2 = -6.0e-6) .MODEL RVTEMPMOD RES (TC1 = -2.3e- 3TC2 = -4.0e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -9 VOFF= -5.5) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.5 VOFF= -9) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0 VOFF= 2.1) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.1 VOFF= 0)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

#### SABER Electrical Model

```
REV 23 February 1999
template huf75339 n2, n1, n3
electrical n2, n1, n3
var i iscl
d..model dbodymod = (is = 3.5e-12, n = 1.02, xti = 5.5, cjo = 2.9e-9, tt = 4.35e-8, m = 0.5)
d..model dbreakmod = ()
                                                                                                                                LDRAIN
d..model dplcapmod = (cjo = 2.25e-9, is = 1e-30, n = 10, m = 0.8)
                                                                                  DPLCAP
                                                                                                                                           DRAIN
m..model mmedmod = (type=_n, vto = 3.1, kp = 1.5, is = 1e-30, tox = 1)
                                                                              10
m..model mstrongmod = (type=_n, vto = 3.73, kp = 86.5, is = 1e-30, tox = 1)
                                                                                                                               RLDRAIN
                                                                                             ERSLC1
m..model mweakmod = (type=_n, vto = 2.7, kp = 0.01, is = 1e-30, tox = 1)
                                                                                                           RDBREAK
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -9, voff = -5.5)
                                                                               RSLC<sub>2</sub>
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -5.5, voff = -9)
                                                                                                                   72
                                                                                                                                RDBODY
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = 0, voff = 2.1)
                                                                                            Ŧ
                                                                                                ISCL
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 2.1, voff = 0)
                                                                                                            DBREAK
                                                                                               50
c.ca n12 n8 = 2.8e-9
                                                                                              RDRAIN
                                                                            8
c.cb n15 n14 = 2.8e-9
                                                                      ESG
                                                                                                                     11
c.cin n6 n8 = 1.77e-9
                                                                                  EVTHRES
                                                                                                  16
                                                                                              21
                                                                                     <u>19</u>
8
                                                                                                              MWEAK
                                                                    EVTEMP
                                                  LGATE
d.dbody n7 n71 = model=dbodymod
                                                                                                                                DBODY
                                                            RGATE
                                         GATE
d.dbreak n72 n11 = model=dbreakmod
                                                                                                               EBREAK
                                                                                                  MMED
d.dplcap n10 n5 = model=dplcapmod
                                                                   20
                                                                                            MSTRO
                                                  RLGATE
i.it n8 n17 = 1
                                                                                                                               LSOURCE
                                                                                        CIN
                                                                                                                                          SOURCE
                                                                                                  8
I.ldrain n2 n5 = 1.0e-9
I.lgate n1 n9 = 2.0e-9
                                                                                                             RSOURCE
                                                                                                                              RLSOURCE
I.Isource n3 n7 = 4.7e-10
k.kl i (l.lgate) i (l.lsource) = I(l.lgate), I(l.lsource), 0.0302
                                                                                                                  RBREAK
                                                                                                                     ₩
                                                                                                                             18
m.mmed n16 n6 n8 n8 = model=mmedmod, I = 1u, w = 1u
                                                                               o SŽB
                                                                                                                             RVTEMP
                                                                    S<sub>1</sub>B
m.mstrong n16 n6 n8 n8 = model=mstrongmod, I = 1u, w = 1u
                                                                                       CB
m.mweak n16 n21 n8 n8 = model=mweakmod, I = 1u, w = 1u
                                                                                                                             19
                                                              CA:
                                                                                                            IT
                                                                                              14
res.rbreak n17 n18 = 1, tc1 = 1.08e-3, tc2 = -2.5e-7
                                                                                                                               VBAT
                                                                        FGS
                                                                                     FDS
res.rdbody n71 n5 = 3.02e-3, tc1 = 3.0e-3, tc2 = 4.0e-6
res.rdbreak n72 n5 = 8.5e-2, tc1 = 8.0e-4, tc2 = 1.0e-7
                                                                                                          8
res.rdrain n50 n16 = 1.95e-3, tc1 = 2.05e-2, tc2 = 1.6e-5
                                                                                                                             22
res.rgate n9 n20 = 0.34
                                                                                                                  RVTHRES
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 20
res.rlsource n3 n7 = 4.7
res.rslc1 n5 n51 = 1e-6, tc1 = 6.0e-3, tc2 = -2.8e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 6e-3, tc1 = 5.5e-4, tc2 = 1.75e-5
res.rvtemp n18 n19 = 1, tc1 = -2.3e-3, tc2 = -4.0e-6
res.rvthres n22 n8 = 1, tc1 = -3.65e-3, tc2 = -6.0e-6
spe.ebreak n11 n7 n17 n18 = 59.2
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc = 1
equations {
i (n51->n50) + = iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/230))**4.0))
```







#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower<sup>™</sup> AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK<sup>®</sup> EfficentMax™

ESBC™ Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore<sup>™</sup> FETBench™ FPS™

F-PFS™ FRFET® Global Power Resource<sup>SM</sup> GreenBridge™ Green FPS™

Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

R

Programmable Active Droop™

**QFET** QSTM Quiet Series™ RapidConfigure™

SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™

Saving our world, 1mW/W/kW at a time™

STEALTH™

SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Svnc-Lock™

SYSTEM ®\* GENERAL TinyBoost TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinvPower™ TinyPWM™ TinyWire ™

TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XST

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

ON Semiconductor and 🕼 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative