

### Complementary Power Transistors

### **DPAK for Surface Mount Applications**

### MJD44H11 (NPN), MJD45H11 (PNP)

Designed for general purpose power and switching such as output or driver stages in applications such as switching regulators, converters, and power amplifiers.

#### **Features**

- Lead Formed for Surface Mount Application in Plastic Sleeves (No Suffix)
- Straight Lead Version in Plastic Sleeves ("-1" Suffix)
- Electrically Similar to Popular D44H/D45H Series
- Low Collector Emitter Saturation Voltage
- Fast Switching Speeds
- Complementary Pairs Simplifies Designs
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C, common for NPN and PNP, minus sign, "–", for PNP omitted, unless otherwise noted)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	80	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5	Vdc
Collector Current - Continuous	Ic	8	Adc
Collector Current - Peak	I <sub>CM</sub>	16	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	20 0.16	W W/°C
Total Power Dissipation (Note 1) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.75 0.014	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
ESD - Human Body Model	НВМ	3B	V
ESD – Machine Model	MM	С	V


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 These ratings are applicable when surface mounted on the minimum pad sizes recommended.

1

# SILICON POWER TRANSISTORS 8 AMPERES 80 VOLTS, 20 WATTS

#### COMPLEMENTARY










DPAK CASE 369C STYLE 1

DPAK CASE 369G STYLE 1

IPAK CASE 369D STYLE 1

#### MARKING DIAGRAMS





IPAK

DPAK

A = Assembly Location

Y = Year WW = Work Week J4xH11 = Device Code x = 4 or 5

G = Pb-Free Package

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	6.25	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	71.4	°C/W
Lead Temperature for Soldering	TL	260	°C

<sup>2.</sup> These ratings are applicable when surface mounted on the minimum pad sizes recommended.

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C, common for NPN and PNP, minus sign, "-", for PNP omitted, unless otherwise noted)$ 

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•	•	•
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 30 mA, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	80	_	-	Vdc
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>BE</sub> = 0)	I <sub>CES</sub>	_	-	1.0	μΑ
Emitter Cutoff Current (V <sub>EB</sub> = 5 Vdc)	I <sub>EBO</sub>	-	-	1.0	μΑ
ON CHARACTERISTICS			•		
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 0.4 Adc)	V <sub>CE(sat)</sub>	_	_	1	Vdc
Base–Emitter Saturation Voltage (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 0.8 Adc)	V <sub>BE(sat)</sub>	-	_	1.5	Vdc
DC Current Gain ( $V_{CE} = 1 \text{ Vdc}$ , $I_{C} = 2 \text{ Adc}$ ) ( $V_{CE} = 1 \text{ Vdc}$ , $I_{C} = 4 \text{ Adc}$ )	h <sub>FE</sub>	60 40		- -	-
DYNAMIC CHARACTERISTICS			•	•	
Collector Capacitance (V <sub>CB</sub> = 10 Vdc, f <sub>test</sub> = 1 Mhz) MJD44H11 MJD45H11	C <sub>cb</sub>	- -	45 130		pF
Gain Bandwidth Product ( $I_C$ = 0.5 Adc, $V_{CE}$ = 10 Vdc, f = 20 Mhz) MJD44H11 MJD45H11	f <sub>T</sub>	-	85 90	- -	MHz
SWITCHING TIMES			•	•	•
Delay and Rise Times (I <sub>C</sub> = 5 Adc, I <sub>B1</sub> = 0.5 Adc) MJD44H11 MJD45H11	t <sub>d</sub> + t <sub>r</sub>	- -	300 135	- -	ns
Storage Time ( $I_C = 5$ Adc, $I_{B1} = I_{B2} = 0.5$ Adc) MJD44H11 MJD45H11	t <sub>s</sub>	-	500 500	- -	ns
Fall Time (I <sub>C</sub> = 5 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 0.5 Adc) MJD44H11 MJD45H11	t <sub>f</sub>	- -	140 100	- -	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Thermal Response




Figure 2. Maximum Forward Bias Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on  $T_{J(pk)} = 150^{\circ}C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 1. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 3. Power Derating




Figure 4. MJD44H11 DC Current Gain




Figure 5. MJD45H11 DC Current Gain




Figure 6. MJD44H11 DC Current Gain




Figure 7. MJD45H11 DC Current Gain




Figure 8. MJD44H11 Saturation Voltage  $V_{CE(sat)}$ 




Figure 9. MJD45H11 Saturation Voltage  $V_{CE(sat)}$ 




Figure 10. MJD44H11 Saturation Voltage  $V_{BE(sat)}$ 




Figure 12. MJD44H11 Collector Saturation Region




Figure 14. MJD44H11 Capacitance






Figure 13. MJD45H11 Collector Saturation Region




Figure 15. MJD45H11 Capacitance




Figure 16. MJD44H11 Current-Gain-Bandwidth Product




Figure 17. MJD45H11 Current-Gain-Bandwidth Product

### **ORDERING INFORMATION**

Device	Package Type	Package	Shipping <sup>†</sup>
MJD44H11G	DPAK (Pb-Free)	369C	75 Units / Rail
NJVMJD44H11G	DPAK (Pb-Free)	369C	75 Units / Rail
MJD44H11-1G	DPAK-3 (Pb-Free)	369D	75 Units / Rail
MJD44H11RLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
NJVMJD44H11RLG*	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD44H11T4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD44H11T4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD44H11T5G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD45H11G	DPAK (Pb-Free)	369C	75 Units / Rail
NJVMJD45H11G*	DPAK (Pb-Free)	369C	75 Units / Rail
MJD45H11-1G	DPAK-3 (Pb-Free)	369D	75 Units / Rail
MJD45H11RLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
NJVMJD45H11RLG*	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD45H11T4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD45H11T4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD44H11D3T4G*	DPAK (Pb-Free)	369G	2,500 / Tape & Reel
NJVMJD45H11D3T4G*	DPAK (Pb-Free)	369G	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable

### **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS

STYLE 1: PIN 1. BASE

STYLE 5: PIN 1. GATE

3. ANODE

2. COLLECTOR

3. FMITTER COLLECTOR


2. ANODE

CATHODE





**DATE 15 DEC 2010** 



STYLE 2: PIN 1. GATE

STYLE 6: PIN 1. MT1 2. MT2

2. DRAIN 3. SOURCE

4. DRAIN

3. GATE

MT2

STYLE 3: PIN 1. ANODE

STYLE 7: PIN 1. GATE

2. CATHODE


4. CATHODE

2. COLLECTOR

COLLECTOR

3. EMITTER

3. ANODE




#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **MARKING DIAGRAMS**


STYLE 4: PIN 1. CATHODE Integrated Circuits ANODE
 GATE Discrete 4. ANODE YWW XXXXX ALYWW XXXXXXXX



DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

### CASE 369C **ISSUE F** SCALE 1:1 Α -h3-В L3 ₼ DETAIL A Щ NOTE 7 C-**BOTTOM VIEW** b2 е SIDE VIEW 0.005 (0.13) M C **TOP VIEW** Z H L2 GAUGE C SEATING PLANE



**BOTTOM VIEW** 

ALTERNATE CONSTRUCTIONS


#### STYLE 1: STYLE 2: STYLE 3: STYLE 4: STYLE 5: PIN 1. BASE 2. COLLECTOR PIN 1. CATHODE 2. ANODE 3. GATE PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. DRAIN PIN 1. ANODE 2. CATHODE EMITTER SOURCE 3 ANODE 4. COLLECTOR 4. CATHODE ANODE 4. DRAIN ANODE

STYLE 6:	STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:
PIN 1. MT1	PIN 1. GATE	PIN 1. N/C	PIN 1. ANODE	PIN 1. CATHODE
2. MT2	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	2. CATHODE	<ol><li>ANODE</li></ol>
<ol><li>GATE</li></ol>	<ol><li>EMITTER</li></ol>	3. ANODE	<ol><li>RESISTOR ADJUST</li></ol>	<ol><li>CATHODE</li></ol>
4. MT2	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	4. CATHODE	4. ANODE

#### **SOLDERING FOOTPRINT\***

**A1** 

**DETAIL A** ROTATED 90° CW



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DPAK (SINGLE GAUGE)

# **DPAK (SINGLE GAUGE)**


**DATE 21 JUL 2015** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INC	INCHES		IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	2.90	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

DESCRIPTION:

PAGE 1 OF 1

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON10527D

### **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS






### **DPAK-3, SURFACE MOUNT** CASE 369G-01 ISSUE O

**DATE 23 DEC 2003** 


### SCALE 1:1



- NOTES:
  1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180	BSC	4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090	BSC	2.29	BSC
R	0.180	0.215	4.57	5.45
U	0.020		0.51	
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

### **GENERIC MARKING DIAGRAM\***



xxxxxxxxx = Device Code = Year Υ ww = Work Week

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. COLLECTOR	2. DRAIN	2. CATHODE	2. ANODE
3. EMITTER	3. SOURCE	3. ANODE	3. GATE
4. COLLECTOR	4. DRAIN	4. CATHODE	4. ANODE
STYLE 5:	STYLE 6:	STYLE 7:	
PIN 1. GATE	PIN 1. MT1	PIN 1. GATE	
2. ANODE	2. MT2	2. COLLECTOR	
3. CATHODE	3. GATE	3. EMITTER	
4. ANODE	4. MT2	4. COLLECTOR	

DOCUMENT NUMBER:	98AON13702D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK-3, SURFACE MOUN	IT	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative