SCLS430K - MAY 1999 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


description/ordering information

These triple 2-channel CMOS analog multiplexers/demultiplexers are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV4053A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

SN54LV4053A . . . J OR W PACKAGE SN74LV4053A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



SN74LV4053A ... RGY PACKAGE (TOP VIEW)



ORDERING INFORMATION

T _A	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4053AN	SN74LV4053AN
	QFN – RGY	Reel of 1000	SN74LV4053ARGYR	LW053A
	0010 D	Tube of 40	SN74LV4053AD	11/40504
	SOIC - D	Reel of 2500	SN74LV4053ADR	LV4053A
4000 1 0500	SOP - NS	Reel of 2000	SN74LV4053ANSR	74LV4053A
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV4053ADBR	LW053A
		Tube of 90	SN74LV4053APW	
	TSSOP – PW	Reel of 2000	SN74LV4053APWR	LW053A
		Reel of 250	SN74LV4053APWT	
	TVSOP – DGV	Reel of 2000	SN74LV4053ADGVR	LW053A
55°C to 125°C	CDIP – J	Tube of 25	SNJ54LV4053AJ	SNJ54LV4053AJ
-55 0 10 125 0	S°C to 125°C CFP – W		SNJ54LV4053AW	SNJ54LV4053AW

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS430K - MAY 1999 - REVISED APRIL 2005

FUNCTION TABLE

	INP	UTS		ON OUANNELO
INH	С	В	Α	ON CHANNELS
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	Н	1Y1, 2Y0, 3Y0
L	L	Н	L	1Y0, 2Y1, 3Y0
L	L	Н	Н	1Y1, 2Y1, 3Y0
L	Н	L	L	1Y0, 2Y0, 3Y1
L	Н	L	Н	1Y1, 2Y0, 3Y1
L	Н	Н	L	1Y0, 2Y1, 3Y1
L	Н	Н	Н	1Y1, 2Y1, 3Y1
н	Χ	Χ	Χ	None

logic diagram (positive logic)



SCLS430K - MAY 1999 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Switch I/O voltage range, V _{IO} (see Notes 1 and 2)	-0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
I/O diode current, I _{IOK} (V _{IO} < 0)	
Switch through current, I_T ($V_{IO} = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
(see Note 3): DB package	82°C/W
(see Note 3): DGV package	120°C/W
(see Note 3): NS package	64°C/W
(see Note 3): PW package	108°C/W
(see Note 4): RGY package	39°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

			SN54LV	4053A	SN74LV	/4053A	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2‡	5.5	2‡	5.5	V
		V _{CC} = 2 V	1.5		1.5		
 	High level input valte as a sector line at	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		\ ,
V _{IH}	High-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$: In	$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
,	Lavelandian declara and alimenta	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
V _{IL}	Low-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	ć	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	\
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	70	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	0	5.5	٧
V _{IO}	Input/output voltage		0	V_{CC}	0	V_{CC}	٧
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
T _A	Operating free-air temperature	_	-55	125	-40	85	°C

[‡] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS430K - MAY 1999 - REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST		T,	_Δ = 25°C	;	SN54LV	4053A	SN74LV	4053A	
	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		I _T = 2 mA,	2.3 V		41	180		225		225	
r _{on}	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	3 V		30	150		190		190	Ω
	SWIGHTESISIATIO	(see Figure 1)	4.5 V		23	75		100		100	
		I _T = 2 mA,	2.3 V		139	500		600		600	
r _{on(p)}	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		63	180		225		225	Ω
		$V_{INH} = V_{IL}$	4.5 V		35	100		125		125	
	Difference in	I _T = 2 mA,	2.3 V		2	30		40		40	
Δr_{on}	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		1.6	20		30		30	Ω
	between switches	$V_{INH} = V_{IL}$	4.5 V		1.3	15		20		20	
l _l	Control input current	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1		±1	μΑ
I _{S(off)}	Off-state switch leakage current	$\begin{aligned} &V_I = V_{CC} \text{ and } \\ &V_O = \text{GND, or } \\ &V_I = \text{GND and } \\ &V_O = V_{CC}, \\ &V_{INH} = V_{IH} \\ &(\text{see Figure 2}) \end{aligned}$	5.5 V			±0.1	Z JONGO HO	±1		±1	μΑ
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IH}$ (see Figure 3)	5.5 V			±0.1		±1		±1	μΑ
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20		20	μΑ
C _{IC}	Control input capacitance				2						pF
C _{IS}	Common terminal capacitance				8.2						pF
Cos	Switch terminal capacitance				5.6						pF
C _F	Feedthrough capacitance				0.5						pF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DAI	DAMETER	FROM	то	TEST	T,	չ = 25°C	;	SN54LV4053A	SN74LV	/4053A	LINUT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15 pF (see Figure 4)		2.5	10	16	5	16	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15 pF (see Figure 5)		7.6	18	2:	3	23	ns
t _{PHZ}	Disable delay time	INH	COM or Yn	$C_L = 15 \text{ pF}$ (see Figure 5)		7.7	18	25	3	23	ns
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50 pF (see Figure 4)		4.4	12	15/2/2015	3	18	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50 pF (see Figure 5)		8.8	28	3!	5	35	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		11.7	28	3	5	35	ns



SCLS430K - MAY 1999 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	DAMETED	FROM	то	TEST	T,	չ = 25°C	;	SN54LV	4053A	SN74LV	4053A	LINUT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15 pF (see Figure 4)		1.6	6		10		10	ns
t _{PZH}	Enable delay time	INH	COM or Yn	$C_L = 15 pF$ (see Figure 5)		5.3	12		15		15	ns
t _{PHZ}	Disable delay time	INH	COM or Yn	$C_L = 15 pF$ (see Figure 5)		6.1	12	Q	15		15	ns
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50 pF (see Figure 4)		2.9	9	'Ong	12		12	ns
t _{PZH}	Enable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		6.1	20	Yy	25		25	ns
t _{PHZ}	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$ (see Figure 5)		8.9	20		25		25	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

	DAMETER	FROM	то	TEST	T,	չ = 25°C	;	SN54LV	4053A	SN74LV	4053A	
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15 pF (see Figure 4)		0.9	4		7		7	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15 pF (see Figure 5)		3.8	8		10		10	ns
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15 pF (see Figure 5)		4.6	8	-0	10		10	ns
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50 pF (see Figure 4)		1.8	6	OUC	8		8	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50 pF (see Figure 5)		4.3	14	No.	18		18	ns
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50 pF (see Figure 5)		6.3	14		18		18	ns

SCLS430K - MAY 1999 - REVISED APRIL 2005

analog switch characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	IDITIONS	v _{cc}	T _A = 25°C	UNIT
	, ,	, ,	C _L = 50 pF,		2.3 V	30	
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L = 600 \Omega$,	wovo)	3 V	35	MHz
(SWITCH OII)			f _{in} = 1 MHz (sine (see Note 6 and I		4.5 V	50	
			C _L = 50 pF,		2.3 V	-45	
Crosstalk (between any switches)	COM or Yn	Yn or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine wave)		3 V	-45	dB
(Solvesti arry Switches)			(see Note 7 and Figure 7)		4.5 V	-45	
			C _L = 50 pF,		2.3 V	20	
Crosstalk (control input to signal output)	INH	COM or Yn	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (squa	re wave)	3 V	35	mV
(control input to signal output)			(see Figure 8)	iie wave)	4.5 V	65	
			C _L = 50 pF,		2.3 V	-45	
Feedthrough attenuation (switch off)	COM or Yn	Yn or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$		3 V	-45	dB
(SWIGH OII)			(see Note 7 and I	Figure 9)	4.5 V	-45	
			C _L = 50 pF,	V _I = 2 V _{p-p}	2.3 V	0.1	
Sine-wave distortion			V _I = 2.5 V _{p-p}	3 V	0.1	%	
	(sine wave) (see Figure 10)		V _I = 4 V _{p-p}	4.5 V	0.1		

NOTES: 6. Adjust f_{in} voltage to obtain 0-dBm output. Increase f_{in} frequency until dB meter reads –3 dB.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 pF$,	f = 10 MHz	5.3	pF

PARAMETER MEASUREMENT INFORMATION





Figure 1. On-State Resistance Test Circuit

^{7.} Adjust fin voltage to obtain 0-dBm input.

PARAMETER MEASUREMENT INFORMATION



Condition 1: $V_I = 0$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = 0$

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 5. Switching Time (t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}), Control to Signal Output




Figure 6. Frequency Response (Switch On)



PARAMETER MEASUREMENT INFORMATION




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feedthrough Attenuation (Switch Off)

SCLS430K - MAY 1999 - REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION




Figure 10. Sine-Wave Distortion

www.ti.com 28-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		g		,	(2)	(6)	(3)		(4/3)	
SN74LV4053AD	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4053A	
SN74LV4053ADBR	LIFEBUY	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW053A	
SN74LV4053ADE4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4053A	
SN74LV4053ADGVR	LIFEBUY	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW053A	
SN74LV4053ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV4053A	Samples
SN74LV4053AN	LIFEBUY	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4053AN	
SN74LV4053ANSR	LIFEBUY	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4053A	
SN74LV4053APW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW053A	
SN74LV4053APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LW053A	Samples
SN74LV4053APWRG4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW053A	
SN74LV4053APWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW053A	
SN74LV4053ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW053A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 28-Jul-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4053A:

Automotive: SN74LV4053A-Q1

Enhanced Product: SN74LV4053A-EP


NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4053ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4053ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4053ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4053ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4053ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4053APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4053ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 3-Jun-2022




*All dimensions are nominal

All diffictions are floriffia								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV4053ADBR	SSOP	DB	16	2000	356.0	356.0	35.0	
SN74LV4053ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0	
SN74LV4053ADR	SOIC	D	16	2500	340.5	336.1	32.0	
SN74LV4053ADR	SOIC	D	16	2500	364.0	364.0	27.0	
SN74LV4053ANSR	so	NS	16	2000	356.0	356.0	35.0	
SN74LV4053APWR	TSSOP	PW	16	2000	364.0	364.0	27.0	
SN74LV4053APWR	TSSOP	PW	16	2000	356.0	356.0	35.0	
SN74LV4053APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0	
SN74LV4053APWT	TSSOP	PW	16	250	356.0	356.0	35.0	
SN74LV4053ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LV4053AD	D	SOIC	16	40	507	8	3940	4.32
SN74LV4053ADE4	D	SOIC	16	40	507	8	3940	4.32
SN74LV4053AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4053AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4053APW	PW	TSSOP	16	90	530	10.2	3600	3.5

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

N (R-PDIP-T**)


PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.








- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed. IMPIGRANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated